

CMOS Quad True/Complement Buffer

High Voltage Types (20-Volt Rating)

■ CD4041UB types are quad true/ complement buffers consisting of n- and p-channel units having low channel resistance and high current (sourcing and sinking) capability. The CD4041UB is intended for use as a buffer, line driver, or CMOS-to-TTL driver, It can be used as an ultra-low power resistor-network driver for A/D and D/A conversion, as a transmission-line driver, and in other applications where high noise immunity and low power dissipation are primary design requirements.

The CD4041UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE BANGE (Voc)

Features:


- Balanced sink and source current; approximately 4 times standard "B" drive
- Equalized delay to true and complement outputs
- 100% tested for quiescent current at 20 V
 Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- High current source/sink driver
- CMOS-to-DTL/TTL Converter Buffer
- Display driver
- MOS clock driver
- Resistor network driver (Ladder or weighted R)
- Buffer
- Transmission line driver



CD4041UB Types



92CS-20755R1

TOP VIEW TERMINAL ASSIGNMENT





Fig.1 - Schematic diagram 1 of 4 buffers.





rig.4 — Typical output high (source) current characteristics.


Voltages referenced to V _{SS} Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (Tstg)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:











Fig.3 – Minimum low (sink) current characteristics.


Copyright © 2003, Texas Instruments Incorporated

3

STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (^O C)						UNITS		
TERISTIC	Vo	VIN	V _{DD}				1		+25			
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Typ.	Max.		
Quiescent	_	0,5	5	1	1	30	30	-	0.02	. 1		
Device	-	0,10	10	2	2	60	60	—	0.02	2	2	
Current		0,15	15	4		120	120	- .	0.02	4	-μΑ	
DD Max.	<u> </u>	0,20	20	20	20	600	600	—	0.04	20		
Output Low		· · · ·			•							
(Sink)	0.4	0,5	5	2.1	1.8	1.3	1.2	1.6	3.2	-		
Current,	0.5	0,10	10	6.25	5.6	4	3.5	5	10			
IOL Min.	1.5	0,15	15	24	23	15.5	13	19	38	-	mA	
Output High	4.6	0,5	5	-2.1	-1.8	-1.3	-1.2	-1.6	-3.2	5		
(Source)	2.5	0,5	5	-8.4	6.7	-5.3	-4.6	-6.4	-12.8	-		
Current,	9.5	0,10	10	-6.25	5.6	-4	-3.5	-5	_10	_		
IOH Min.	13.5	0,15	15	-24	-23	-15.5	-13	-19	-38	_		
Output Volt-												
age:		0,5	5	0.05			-	0	0.05			
Low-Level,	-	0,10	10	0.05			-	0	0.05			
V _{OL} Max.	-	0,15	15		0.0)5		-	0	0.05		
Output Volt-											`	
age:	l – _	0,5	5		4.9	95		4.95	5	-		
High-Level,		0,10	10		9.9	95	1944 - P	9.95	10	-		
V _{OH} Min.		0,15	15		14.	95		14.95	15	-]	
Input Low	0.5,4.5	— ·	5		.1				_	1		
Voltage, 📜	1,9		10		1	2		-	-	2]	
V _{IL} Max,	1.5,13.5		15	2.5			-	-	2.5			
Input High	0.5,4.5	·	5	4			4	_	-	• • • • • •		
Voltage,	1,9		10	8			8		_]		
V _{IH} Min.	1.5,13.5	-	15	12.5				12.5	_	-		
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ^{—5}	±0.1	μΑ	







g.v — Minimum and maximum transfer characteristics — true output.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, Input tr, tr = 20 ns, CL = 50 pF, RL = 200 k Ω

	CON	DITIONS	ĻII		
CHARACTERISTIC		V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:		5	60	120	
tPHL	,	10	35	70	ns
^t PLH	4	15	25	50	
· · · · ·		5	40	80	
Transition Time	- 1	10	20	40	ns
ΨĿ	H L	15	15	30	
Input Capacitance CIN	I An	Any Input		22.5	pF.







Dimensions and pad layout for the CD4041UBH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated Grid graduations are in mils (10^{-3} inch).

COMMERCIAL CMOS HIGH VOLTAGE ICs

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated